CMX_pipeline_module.vhd File Reference

The pipeline delay (CMX_pipeline_module) to delay the internal signal. The pipeline delay module uses the srl16 component. The output is delayed with respect to the input by n-ticks which are defined by the VME register. More...

Go to the source code of this file.

Entities
CMX_pipeline_module	entity
xlx	architecture

Detailed Description

The pipeline delay (CMX_pipeline_module) to delay the internal signal. The pipeline delay module uses the srl16 component. The output is delayed with respect to the input by n-ticks which are defined by the VME register.

Author

W.Fedorko, UBC and P. Plucinski, SU

Date

June 18 2013

Definition in file CMX_pipeline_module.vhd.